The measurement principle of the input and reverse transfer capacitance is shown. Function, stability and operation of the measurement circuits is discussed. The on state capacitances of a power DMOS transistor were measured under high current conditions of up to 250A. A strong nonlinear characteristic is observed.
Introduction
Capacitances are normally speci ed in data sheets without current o w. In the on state, there are only two capacitances signi cant for a MOS-gated device with three pins: input and reverse transfer capacitance. The measurement principles of these characteristics will be demonstrated using a power DMOS, but can be generally used for MOS-gated transistors.
The characteristic of the reverse transfer capacitance has, due to the Miller-e ect the most signi cant in uence on the transient behaviour of power transistors and will be considered rst. For the measurement of C GD gate drain capacitance or respectively reverse transfer capacitance, V GS gate source voltage is held constant and V DS drain source voltage of the DUT device under test is varied. Normally this is done by applying the constant V DS bias with an additive small signal sine wave. V GS is held constant and I G gate current is measured.
This method is very accurate, but has a long T measurement time. Applying the V DS bias while there is a I D drain current owing results in the situation that P = V DS I D heating power can not be conducted to the heat sink as quickly as required. In this case the E = V DS I D T accumulated energy would lead to self heating and destruction of the DUT due to thermal overload.
The goal of the circuit g. 1 is to produce a short voltage ramp on the drain of the DUT replacing a sine wave. The short ramp reduces the accumulated energy tremendously and subsequent ramps are spaced with a cooling time of several seconds.
C GD derives the V DS ramp using the relationship I G = C GD dVDS dt
. Because the measurement result C GD is directely proportional to I B equ. 1, the derivative o f V DS must be constant. the measured values of di erent c hannels must be the result of the same ramp event.
Because the ramp event must be triggered by a pulse generator, which has usually a common ground together with the oscilloscope via earth, this ground level is placed at the drain of M DUT . During the idle time, V E must be positive, driving V OP to the negative supply voltage of the operational ampli er.
During the ramp time, ,V DS t is measured.
dVDS dt is measured indirecty using a known capacitance C D between drain and source and measuring the current VDt RD through it using a small series resistance R D .
C GD is calculated using equ. 1 and 2 g. 2.
Next the V DS ramp should be supplied. This supply must be able to supply a high current. Therefore a MOS transistor M S is connected in series to M DUT . This series MOS transistor is connected to a capacitance C 0 capable of supplying the high current I D with a high current slew rate For the transfer characteristic, I D can be measured potential free using a current probe between the source of M DUT and C 0 g. 3. As is obvious by the slight decrease of current, self-heating was not completely avoided.
In order to supply the correct control gate voltage to the series MOS transistor corresponding to the V DS ramp, a regulation circuit was constructed. The regulation principle is demonstrated now b y removing the low-pass-lter and connecting the output of the high-pass-lter directely to the subtractor-integrator part V P = V H , equn. 13 to 15. In order to keep the deviation from the nominal derivative small, the gain F MM = VDS VBUF must be as large as possible.
F MM = g m;MS R DS + pL D R P + pL 2 1 + p R + p 2 2 L R DS + R P + pL 16
19 where R DS is the small signal resistance of M DUT and g m;MS is the gate transconductance, R G is the parasitic gate resistance and C G is the gate capacitance of M S .
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The parallel resisor R P is needed for limiting the open loop gain in case of M DUT saturation. L 1 has no e ect, because M S is always in saturation.
tances are neglected generally.
3 Channel length modulation and gate-drain capacitance of M S are neglected. The stability is mainly a ected by the parasitic inductances L D , L 2 and L 3 . A low-pass-lter is inserted to increase the phasemargin. The resistance of the gate current probe has two e ects. First this resistance must be considered by adding it to the gate resistance above. Second it causes a drop in the gate current measurement.
The wire of the DUT gate has an C parasitic capacitance to the ground through the ribbon cable and the case of the gate current probe.
Low pass lters must be inserted between the measurement circuit and the dc voltage sources, because sources typically have parasitic capacitances to ground.
Malfunction usually ends up with destruction of all power semiconductors. Some resistances should be added to the circuits at appriproate nodes in order to achive a fail save behaviour in case of unintentional removal of the pulse generator or an incorrect sequence of connecting and disconnecting the power supplies. on the measurement result small, the DUT is seperated from the C 0 , R P and I D current probe using stacked copper strips insulated with a foil. The regulation and measurement circuit was additionally seperated using a ribbon cable. Both, the regulation and measurement circuit and the ribbon cable, are placed in one plane with the main magnetic eld lines. The regulation and measurement circuit is shielded by two iron plates. This measurement setup is shown in g. 8.
